

# Readout Front-End ASIC Design for Radiation Detection

#### **Anastasios Michailidis**

Ph.D. Student

Electronics Laboratory, Physics Department

Aristotle University of Thessaloniki, Greece

anamicha@physics.auth.gr







 Modern experiments using particle colliders require simultaneous detection of hundreds of particle tracks with micrometer spatial and nano-to-picosecond timing resolution.



Layout of the ATLAS detector (taken from: [1])

- Readout ASICs for radiation detection were developed using high-level of integration due to the miniaturization of electronics according to Moore's Law:
  - *"... The number of transistors in an integrated circuit doubles about every two years..."*



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2019 by K. Rupp

Taken from: www.semianalysis.com/p/a-century-of-moores-law.



connected through a bump-bond.

presentation of a hybrid pixel detector matrix ASI (taken from: [2])











- An electric field is applied to sensor electrodes.
- Charge carriers are drifting towards the electrode with the most favorable potential.
- A current signal is induced at both electrodes which can be read out.



leted sensor diode with ionized e/h pairs along the MIP track (taken from: [6])









Time evolution of the absolute charge densities of the e/h generated by an ionizing particle passing through the sensor at a 45° angle (taken from [8]).









#### Most Probable Value (MPV)

- MPV is the most probable value of ٠ charges that the specified sensor can generate.
- MPV mostly depends on the bias ٠ voltage and the type of the silicon sensor.

#### **Charge Sharing**

- e/h generation is created in a larger proximity from the n+ columns of each
- The generated charges were split between each pixel.
- A small fraction of charges is collected by a single pixel.





 In 3D pixel detector schemes, where timing precision is needed, the response time of the analog front-end circuit is crucial, and it should not be significantly degraded due to high detector capacitance.





 The Time-Walk (TW) **specification** is of high importance in high timing precision particle detection applications. Fast analog FE response leads to low TW overhead thus higher time precise detection.









 Output voltage: Integrating input charge (generated into silicon detector) through feedback capacitor C<sub>F</sub>,

$$v_{\text{out}} = \frac{1}{C_F} \int_0^\infty i_F dt = \frac{q_F}{C_F} \Longrightarrow V_{out} = \frac{I_F}{sC_F}$$

• The above expression assumes that all current, generated in the sensor, flows only through  $C_F$ , without flowing though  $C_D$ ,  $C_{in}$  or  $R_F$ .



$$v_{\text{out}} = \frac{1}{C_F} \int_0^\infty i_F dt = \frac{q_F}{C_F} \Longrightarrow V_{out} = \frac{I_F}{sC_F}$$

• The magnitude of the output voltage is directly proportional to the input charge  $q_F$ (generated into the sensor) and inversely proportional to the feedback capacitance  $C_F$ .



 A more precise expression of the CSA's transfer function by including both feedback resistor R<sub>F</sub> and detector capacitance C<sub>D</sub> into the calculations:

$$\begin{split} I_{in} &= I_F - I_D = \frac{V_{out}(1+A)}{A \times Z_F} + \frac{s(C_D + C_{in})V_{out}}{A} \\ &= \frac{V_{out}\left(sZ_F(C_D + C_{in}) + A + 1\right)}{A \times Z_F} \end{split}$$

• The input charge is integrated on both  $C_D$  and  $C_F$  capacitors.



• The feedback complex impedance of the CSA with continuous reset:

 $Z_F = R_F / (1 + s R_F C_F)$ 

 Substituting the complex feedback impedance, the transfer function H(s) of the CSA with continuous reset can be expressed:

$$H(s) = \frac{V_{out}}{I_{in}} = \frac{A \times R_F}{sR_F \left((1+A)C_F + C_D + C_{in}\right) + A + 1}$$



- Still, the output capacitance C<sub>o</sub> and output impedance r<sub>o</sub> were not included in the calculations of the CSA.
- Exploiting the admittance matrix from nodal analysis:

$$\begin{pmatrix} s \left(C_D + C_{in} + C_F\right) + 1/R_F & -sC_F - 1/R_F \\ g_m - sC_F - 1/R_F & s(C_F + C_o) + 1/R_F + 1/r_o \end{pmatrix} \cdot \begin{pmatrix} v_{in} \\ v_{out} \end{pmatrix}$$
$$= \begin{pmatrix} i_{in} \\ 0 \end{pmatrix}$$



• Assuming next stage circuitry is a high-impedance input node (unity-gain buffer), the output resistance of the CSA is practically equal to  $r_o$ .

• A high-gain implementation implies that:

$$g_m r_o \gg 1$$



 Considering g<sub>m</sub>r<sub>o</sub> >> 1 and applying the Cramer's rule, the CSA transfer function with continuous reset can be approximated as:



• The full CSA's transfer function with continuous reset is a **two-pole system**:

$$s_{p1,2} = \frac{-(C_D + C_{in} + C_o + g_m R_F C_F)}{2R_F (C_F (C_D + C_{in} + C_o) + (C_D + C_{in})C_o)} \times \left( \frac{1 \pm \sqrt{1 - \frac{4g_m R_F (C_F (C_D + C_{in} + C_o) + (C_D + C_{in})C_o)}{(C_D + C_{in} + C_o + g_m R_F C_F)^2}} \right)$$

• To simplify the pole expressions, Taylor expansion of the square root can be applied, neglecting higher-order terms:

$$s_{p1} \approx -\frac{C_D + C_{in} + C_o + g_m R_F C_F}{R_F (C_F (C_D + C_{in} + C_o) + (C_D + C_{in})C_o)}$$

$$s_{p2} \approx -\frac{g_m \left(C_D + C_{in} + C_o + g_m R_F C_F\right)}{(C_D + C_{in} + C_o + g_m R_F C_F)^2}$$

- An assumption that R<sub>F</sub>C<sub>F</sub> >> (C<sub>in</sub> + C<sub>o</sub>)/g<sub>m</sub> can be made in cases when the feedback time constant is chosen much higher than the CSA's peaking time (rise time).
- Further simplification of the pole expressions can be made, leading to a good approximation of **the rise and fall times** of the two-pole CSA topology:

$$CSA's rise time$$

$$s_{p1} \approx -\frac{g_m C_F}{C_F (C_D + C_{in} + C_o) + (C_D + C_{in})C_o} = -\frac{1}{\tau_r}$$

CSA's fall time  
$$s_{p2} \approx -\frac{1}{R_F C_F} = -\frac{1}{\tau_f}$$

- To calculate the output voltage signal of the CSA with continuous reset, an inverse Laplace transform should be performed while assuming a Dirac-like input current signal with an integrated charge of Q<sub>s</sub>.
- Hence, CSA's transfer function can be expressed into the time domain as follows:

$$H(s) = \frac{-R_F}{(1+s\tau_r)(1+s\tau_f)} \Rightarrow V_{out}(t) = -\left(\frac{Q_S}{C_F}\right) \frac{\tau_f}{\tau_f - \tau_r} \left(1 - e^{-t\frac{\tau_f - \tau_r}{\tau_r \cdot \tau_f}}\right) \cdot e^{-\frac{t}{\tau_f}}$$

- For fast time-response CSA topologies, the rise time is much lower than the fall time and thus, the assumption of  $\tau_F >> \tau_R$  can be made.
- The Charge-to-Voltage Conversion Gain A<sub>o</sub> can be defined as:

$$A_Q = \frac{V_{out}}{Q_S} = -\frac{e^{-\frac{t}{\tau_f}} \left(1 - e^{-\frac{t}{\tau_r}}\right)}{C_F}$$

The point at which the output voltage has reached its maximum value, hence
 A<sub>Q</sub> has also reached its maximum value, can be derived by solving:

$$\partial A_Q / \partial t = 0$$
• The time at which the output voltage reaches its **maximum value** can be calculated as follows:



### CSA's Output Voltage

$$V_{out} = -\frac{\mathrm{e}^{-\frac{t}{\tau_f}} \left(1 - \mathrm{e}^{-\frac{t}{\tau_r}}\right) Q_S}{\mathrm{C}_{\mathrm{F}}}$$

### CSA's Maximum Charge-to-Voltage Gain

$$A_Q = -\frac{\tau_f \left(\frac{\tau_f + \tau_r}{\tau_r}\right)^{-\frac{\tau_r}{\tau_f}}}{C_F \left(\tau_f + \tau_r\right)}$$

### Analysis Parameters

		$\mathrm{C}_{\mathrm{F}}$	$Q_S$	${}^{ au}f$	$ au_r$	
*	Min	10 fF	0.1 fC	0.1 ns	10 ps	
	Max	100 fF	1 fC	10 ns	10 ns	

Feedback Capacitance Sweep  $C_F (Q_S, \tau_F = Max \& \tau_R = Min)$ 



### Input Charge Sweep $Q_S$ ( $\tau_F = Max \& C_F$ , $\tau_R = Min$ )



### Fall Time Sweep $\tau_F (Q_S = Max \& C_F, \tau_R = Min)$



### Rise Time Sweep $\tau_R$ (Q<sub>S</sub>, $\tau_F$ = Max & C<sub>F</sub> = Min)





 In readout applications, Equivalent Noise Charge (ENC), expressed in electrons (e<sup>-</sup>), is used to quantify the channel's noise:



 The overall noise contribution is derived from the superposition of the detector's diode shot noise and the thermal and flicker noise contributions of the analog front-end amplification (CSA).

### **Thermal Noise**

• Thermal velocity fluctuations of charge carriers into a conductor with resistance *R*, due to their thermal kinetic energy at a temperature *T*.

$$d\langle i^2 \rangle_{\text{therm}} = \frac{1}{R} 4kT df$$



White noise source power spectral density (taken from: [12])

### Flicker Noise

 Capture/release processes with different time constants such as charge carrier trapping near the gate-silicon interface of the transistor.

$$d\langle i^2 \rangle_{\rm flicker} = K_{\alpha} \frac{1}{f^{\alpha}} \mathrm{d}f$$



Flicker (1/f) noise power spectral density (taken from: [12])

### Shot Noise

 Statistical fluctuations occurring when charges are emitted independently over a potential barrier (electron/hole generation and recombination).

$$d\langle i^2\rangle_{\rm shot} = 2eI_0 df$$



- (a) Random Telegraph Signal (RTS) noise power spectral density
- (b) Relative drain current fluctuations of a small-area MOSFET (taken from: [13])

• Having the MOSFET as reference, the equivalent input series noise, assuming that the transistor is operating into the **saturation region**, is as follows:



- *k* = Boltzmann constant
- *T* = *T*emperature
- g<sub>m</sub> = Transistor's transconductance
- C<sub>ox</sub> = Gate capacitance / unit area
- WL = Transistor's channel width and length
- *K<sub>f</sub>* = *Flicker* noise constant (process dependent)

- To gain insights about the overall ENC of the system, for simplicity reasons, only the **input transistor noise contribution** was considered (most dominant noise source).
- The output noise of the CSA, induced from sensor diode (shot noise), can be calculated assuming an integration of the noise current through the feedback capacitance:

$$\frac{\mathrm{d}\langle v_{CSA}^2 \rangle_{shot}}{\mathrm{d}\omega} = \frac{eI_0}{\pi \omega^2 C_F^2}$$

• By applying the feedback theory, the **feedback ratio** of the loop is equal to:

 $\beta = C_F / (C_F + C_D + C_{in})$ 

• Considering that  $C_D >> C_F + C_{in}$  the feedback ratio can be expressed as:

 $\beta \approx C_F/C_D$ 

### CSA's Small-Signal Equivalent Circuit without continuous reset



• The **noise transfer function** of the CSA without a continuous reset can be calculated as follows:

$$-\beta^2 g_m^2 r_o^2 \langle v_{CSA}^2 \rangle_{th,fl} = \langle v_{CSA}^2 \rangle_{th,fl} - \langle v_{in}^2 \rangle_{th,fl} \Rightarrow \frac{\langle v_{CSA}^2 \rangle_{th,fl}}{\langle v_{in}^2 \rangle_{th,fl}} = \frac{1}{\beta^2} \frac{1}{g_m^2 r_o^2} = \frac{C_D^2}{C_F^2} \frac{1}{g_m^2 r_o^2}$$

• The CSA's output noise due to **the input transistor** can be calculated by substituting the following:  $(u^2) = (i^2)r^2$ 



 The ENC calculation can be derived by integrating the CSA's noise spectral density over its available bandwidth, dictated by its peaking time performance (rise time – τ<sub>R</sub>):

$$ENC^{2} \approx eI_{0} \cdot \tau_{r} + \frac{K_{f} \cdot C_{D}^{2}}{C_{ox}^{2}WL} + \frac{4kT \cdot C_{D}^{2}}{3g_{m} \cdot \tau_{r}}$$
Shot Flicker Thermal Noise Noise Noise

$$ENC^2 \approx eI_0 \cdot \tau_r + \frac{K_f \cdot C_D^2}{C_{ox}^2 WL} + \frac{4kT \cdot C_D^2}{3g_m \cdot \tau_r}$$

- Charge amplification is proportional to feedback capacitance  $C_{\rm F}\,.$
- ENC includes the charge gain component factor.
- ENC still depends, to some extent, on  $C_F (\tau_R C_F dependency)$ .
- Low rise time moves CSA's low-pass pole  $(s_{p1})$  to higher frequencies.
- Both ENC and timing response of CSA depend on detector capacitance C<sub>D</sub>.
- Mitigation of high C<sub>D</sub> through input transistor's transconductance g<sub>m</sub> (scales up with power consumption).

Technology node →	180 nm	130 nm SiGe BiCMOS	130 nm SiGe BiCMOS		22 nm FD-SOI
CSA metric ↓	CMOS <sup>a</sup>	HBT <sup>b</sup>	CMOS <sup>a</sup>	CMOS <sup>a</sup>	CMOS <sup>a</sup>
Peaking Time $\tau_r = \frac{(C_D + C_{in} + C_o)}{g_m}$	$g_m \approx 5 \text{ mS}$ $C_{in}^{\ c} \approx 19.4 \text{ fF}$	$g_m \approx 101 \text{ mS}$ $C_{in}^{\ c} \approx 4.1 \text{ fF}$	$g_m \approx 9.5 \text{ mS}$ $C_{in}^{\ c} \approx 12.1 \text{ fF}$	$g_m \approx 13.3 \text{ mS}$ $C_{in}^{\ c} \approx 4.9 \text{ fF}$	$g_m \approx 21.5 \text{ mS}$ $C_{in}^{\ c} \approx 4.8 \text{ fF}$
$+\frac{(C_D+C_{in})C_o}{g_m C_F}$	$\tau_r \ge 203.9 \text{ ps}$	$\tau_r \ge 9.94 \text{ ps}$	$\tau_r \ge 106.5$ ps	$\tau_r \ge 75.55$ ps	$\tau_r \ge 46.73$ ps
Charge Gain	$\tau_f = 1$ ns	$\tau_f = 1$ ns	$\tau_f = 1$ ns	$\tau_f = 1$ ns	$\tau_f = 1$ ns
$A_Q = -\frac{\tau_f \left(\frac{\tau_f + \tau_r}{\tau_r}\right)^{-\frac{\tau_f}{\tau_f}}}{C_F(\tau_f + \tau_r)}$	$ A_Q  = \frac{0.5572}{C_F}$	$ A_Q  = \frac{0.9447}{C_F}$	$ A_Q  = \frac{0.6933}{C_F}$	$ A_Q  = \frac{0.7568}{C_F}$	$ A_Q  = \frac{0.8232}{C_F}$
Equivalent Noise Charge		<i>Shot</i> \$\$ 95.5%	Shot $\downarrow 49.7\%$	Shot $\downarrow 65.6\%$	<i>Shot</i> ↓ 78.7%
$ENC^{2} = eI_{0} \cdot \tau_{r} + \frac{K_{f} \cdot C_{D}^{2}}{C_{ox}^{2} WL} + \frac{4kT \cdot C_{D}^{2}}{3g_{m} \cdot \tau_{r}}$	Reference	Thermal $\uparrow 9.8\%$	Thermal $\uparrow 4.6\%$	Thermal $\uparrow 4.6\%$ Thermal $\uparrow 9.3\%$	
Figure of Merit <sup>d</sup> $FoM_1 = \frac{C_{in}^{(\text{fF})} \cdot \tau_{r_{min}}^{(\text{ps})}}{g_m^{(\text{mS})} \cdot  A_Q  \cdot C_F}$	$1.419 \times 10^{3}$	$4.271 \times 10^{-1}$	$1.956 \times 10^2$	$3.678 \times 10^{1}$	$1.267 \times 10^{1}$

<sup>a</sup>  $g_m$  extracted @  $V_{gs} = V_{ds} = V_{DD}$  for  $W_{in} = 10 \ \mu m$ ,  $L_{in} = L_{min}$ .

<sup>b</sup> 
$$g_m$$
 extracted @  $V_{be} = V_{ce} = V_{DD}$  for Emitter Area = 0.07 × 0.9 µm<sup>2</sup>.

<sup>c</sup> 
$$C_{in}$$
 calculated using S-parameter analysis as  $C_{in} = \frac{1}{2\pi} \left( \frac{\partial}{\partial f} Im(Y_{11}) \right)$ .

CSA performance overview versus Technology Scaling (taken from: [9])

#### <sup>d</sup> The lower the better.

Hochschulpartnerschaften mit Griechenland 2023-2025

- To evaluate the real CSA performance across all selected process nodes, four topologies were designed.
- In all topologies, the detector capacitance and the feedback components were set constant :  $C_D = 1 pF, C_F = 10 fF and R_F = 200 k\Omega$ .
- For a fair comparison, a power dissipation limit was set for all topologies, keeping the overall current of each topology to be < 1.5 mA @ V<sub>DD</sub>.



















Technology node $\rightarrow$	180 nm CMOS		130 nm SiGe BiCMOS		65 nm CMOS		22 nm FD-SOI CMOS	
Performance metric ↓	FC <sup>a</sup>	INV <sup>b</sup>	CS <sup>c</sup>	INV <sup>b</sup>	FC <sup>a</sup>	INV <sup>b</sup>	FC <sup>a</sup>	INV <sup>b</sup>
Peaking time – $\tau_r$ (ns)	11	8.3	0.2	1.14	4	1.8	2.5	1.5
Fall time – $\tau_f$ (ns)	16.9	10.8	1.8	5.2	11.6	5.5	11.5	9
Voltage gain – $A_V$ (dB)	29.7	32.5	30	33.5	29.9	31.8	31.2	31.5
Transimpedance gain – $A_{XF}$ (dB $\Omega$ )	105.7	106	92.7	103.2	105.7	105.7	105.8	105.9
Bandwidth – $BW$ (GHz)	0.014	0.022	2.3	0.205	0.092	0.55	0.16	1.2
RMS noise – $V_{noise(rms)}$ (mV)	0.39	1.32	2.5	1.95	0.46	1.35	0.51	1.91
Equivalent Noise Charge – ENC (e <sup>-</sup> )	82	255	481	259	97	266	102	380
Power dissipation – $P_{diss}$ (mW)	2.34	0.324	1.29	0.035	1.44	0.24	0.96	0.141
$FoM_2^{d} = \frac{A_V^{(dB)} \cdot BW^{(GHz)}}{\tau_r^{(ms)} \cdot ENC^{(c^-)} \cdot P_{diss}^{(mW)}}$	0.0002	0.001	0.556	0.664	0.0049	0.1522	0.0204	0.4703

<sup>a</sup> Folded-Cascode Configuration.

<sup>b</sup> Inverter-based Configuration.

<sup>c</sup> Common-Source Configuration.

<sup>d</sup> The higher the better.

Simulation Results of all implemented CSAs versus Technology Scaling (taken from: [9])





Typical front-end readout scheme often used in a detector readout ASIC. (taken from: [11])



### **Particle Interaction with the Sensor:**

• Particle induces a short current signal.

### Active Integration:

- Preamplifier with feedback loop.
- Generates a voltage proportional to charge.

### **Pulse Shaping:**

- Band-pass filter with a tuned time constant.
- Optimizes signal shape and bandwidth.
- Reduces noise and pile-up effects.

### **Discrimination:**

• Compares pre-amplifier output signal to a reference voltage (threshold).



### Digital Pulse Readout:

• Pulse width is proportional to the collected charge (Time-over-Threshold (ToT)), converted into a digital bit-stream (TDC).

### **Operating Threshold and Threshold Variations:**

- Detection threshold should be set as low as possible, maximizing detector's efficiency but not too low as to suppress hits from noise fluctuations.
- Threshold of individual pixels experience random variations due to component mismatches and possible systematic variations due to voltage drops across the power delivery network of the array.



### **Operating Threshold and Threshold Variations:**

 Threshold is tuned via a Tuning Digital-to-Analog Converter (TDAC) → Dispersion inversely proportional to TDAC bits.

$$\sigma_{THR_{\text{tuned}}} \approx \frac{\sigma_{THR}}{2^{n_{\text{TDAC}}}}$$
 Threshold dispersion before tuning

 FE noise sets the lower bound to threshold. The charge threshold should be at least
 6 times greater than the combined threshold deviation and the FE noise.



Timing Response and In-Time Threshold:

- Timing response is a **function of input charge**. Hits with high amplitude results to a faster response than the lowamplitude hits.
- Apart from charge collection time, the time response also depends on the preamplifier peaking time, the shaper bandwidth and the discrimination speed.



### Input Charge Measurement:

- The duration of discriminator's output is proportional to the input charge into the chip's pixel. This duration is also referred as **Time-over-Threshold (ToT)**.
- The charge measurement is a **time-todigital conversion (TDC)**. Measuring the clock cycles during which discriminator's output is higher than charge threshold, the ToT is obtained.




Top-level readout front-end ASIC schematic using the 130 nm BiCMOS process node (taken from: [9]).

#### Transimpedance Amplifier (TIA):

- The front-end readout consists of two amplification stages (TIA and voltage amplifier).
- TIA is equivalent to a CSA if feedback parasitics are considered.
- CSA analysis can also be applied in the TIA topology.

















- Nominal threshold of this discriminator topology is practically the  $V_{BE}$  of  $Q_3$ .
- On top of nominal threshold, ENC and threshold dispersion should be considered as to suppress noise hits.

$$V_{Thr} = V_{Thr(nom.)} + 6 \times \sqrt{V_{noise(RMS)}^2 + \sigma_{Thr}^2} \approx 190 \text{ mV}$$

$$Q_{Thr_{min}} \approx 3.9 \text{ ke}^{-1}$$





Simulations results of the discriminator's output hit-pulse signal (a) before and (b) after noise suppression (taken from: [9]).

- TDC clock is selected by simulating (as standalone) the TFF based on True Single-Phase Clocked – TSPC topology.
- High data fidelity is preserved for clock frequencies < 5 GHz, resulting in a TDC with 0.2 ns time resolution.

$$0.2 \text{ ns} \leq t_{hit-pulse} \leq 51.2 \text{ ns}$$







Simulations results in (a) the time-domain and (b) the timing-performance of the implemented front-end readout ASIC for detector capacitance of  $C_D = 1 \text{ pF}$  (taken from: [9]).

Detector Capacitance (pf)	ENC (e-)	Discriminator's σ <sub>τΗR</sub> (e-)	Q <sub>THR</sub> (e-) V <sub>THR</sub> (mV)		1
0.5	294.5	271	2401.3	201.23	-
1	581.8	271	3850.9	186.13	_
1.5	868.9	271	5461.1	182.79	0.8
2	1156	271	7124.0	181.54	-
2.5	1443	271	8809.4	180.93	
3	1729	271	10500.7	180.56	sec
3.5	2016	271	12204.8	180.35	0.0 U
4	2303	271	13913.3	180.21	/alk
Detector Capacitance (pf)	Q <sub>THR (In-Time)</sub> (fC)	Time-Walk (MPV = 23 ke-)	Time-Walk (MPV = 10 ke-)		
0.5	0.75	0.0674	0.0	711	lim .
1	1.00	0.195	0.183		
1.5	1.25	0.404	0.29		-
2	1.45	0.811	0.437		0.2
2.5	1.80	0.749	MPV below Q <sub>THR</sub>		
3	2.15	0.694	MPV below Q <sub>THR</sub>		-
3.5	2.45	0.805	MPV below Q <sub>THR</sub>		0
					v





#### **Conclusion and Discussion**

- The designed front-end readout ASIC exhibit low Time-Walk < 180 ps, despite the large detector capacitance  $C_{D} = 1 pF$  of a 3D-pixel detector scheme.
- The observed high noise is correlated to the high detector capacitance used for the FE readout ASIC simulation.
- To achieve high timing-precision (low TW overhead), the power consumption per pixel significantly increased, reaching a power dissipation of 1 mW/pixel.
- The estimated pixel area of the full readout ASIC design (TDC is included), was estimated close to 40×40 µm<sup>2</sup> via the properly sized PCELLs of the ASIC.

# **Conclusion and Discussion**

Reference $\rightarrow$		FE-I3	FE-I4	TDCpix	VFAT3	This
Specification ↓	Units	[17]	[29]	[30]	[31]	Work <sup>c</sup>
Process node	_	250 nm CMOS	130 nm CMOS	130 nm CMOS	130 nm CMOS	130 nm BiCMOS
Analog supply voltage	V	1.6	1.4	1.5	1.2	1.2
Charge Threshold – $Q_{Thr}$	ke <sup>-</sup>	4	3	3.6	18.9	3.2
Most Probable Value – $Q_{MPV}$	ke <sup>-</sup>	8-12	19.4	15.1	NR <sup>a</sup>	10
Equivalent Noise Charge – ENC	e-	200	300	180	653	566
Threshold dispersion – $\sigma_{Thr}$	e <sup>-</sup>	49	100	NR <sup>a</sup>	155	271
Charge gain – $A_o$	mV/e <sup>-</sup>	NR <sup>a</sup>	0.055	0.011	0.008	0.017
Detector Capacitance – $C_D$	pF	0.4	0.5	0.25	1	1
Time-Walk – <i>TW</i>	ns	20	25	2	0.4	0.18
ToT resolution	bits	8	4	NR <sup>a</sup>	NR <sup>a</sup>	8
Power Dissipation – $P_{Diss}$	mW/pixel	0.042	0.014	0.28	1.3 <sup>b</sup>	1
Pixel size – $Area_{pixel}$	μm <sup>2</sup>	$50 \times 400$	$50 \times 250$	$300 \times 300$	NR <sup>a</sup>	$40 \times 40^{d}$

<sup>a</sup> Not Recorded.

<sup>b</sup> Estimated  $P_{total}/channels$ .

<sup>c</sup> Pre-layout results.

<sup>d</sup> Estimated.

Comparison of the implemented Front-End Readout ASIC performance (taken from: [9])

#### References

- [1]: ATLAS Collaboration, "The ATLAS Experiment at the CERN Large Hadron Collider", JINST 3 (2008).
- [2]: M. Garcia-Sciveres and N. Wermes, "A review of advances in pixel detectors for experiments with high rate and radiation", Rept. Prog. Phys. 81 (2018).
- [3]: Minwoong Lee et al. "Radiation-tolerance analysis of I-gate n-MOSFET according to isolation oxide module in the CMOS bulk process", Microelectronic Engineering 200 (2018).
- [4]: W. Snoeys et al., "Layout techniques to enhance the radiation tolerance of standard CMOS technologies demonstrated on a pixel detector readout chip", Nuclear Instruments and Methods in Physics Research A 439 (2000).
- [5]: H. Puchner et al., "Elimination of Single Event Latchup in 90nm SRAM Technologies," 2006 IEEE International Reliability Physics Symposium Proceedings (2006).
- [6]: A. Karagounis, "Analog integrated CMOS circuits for the readout and powering of highly segmented detectors in particle physics applications" (2010).
- [7]: F. Hartmann, "Evolution of Silicon Sensor Technology in Particle Physics", Springer, Berlin, Heidelberg (2009).

#### References

- [8]: F. Hartmann & J. Kaminski, "Advances in Tracking Detectors", Annual Review of Nuclear and Particle Science, 61(1) (2011).
- [9]: A. Michailidis, V. Gogolou, T. Noulis & J. Dingfelder, "Charge-sensitive amplifier design for high-speed interface readout front-end ASICs", AEU International Journal of Electronics and Communications (2024).
- [10]: G.T. Forcolin, M. Boscardin, F. Ficorella, A. Lai, A. Loi, R. Mendicino, S. Ronchin, G.-F. Dalla Betta, "3D trenched-electrode pixel sensors: Design, technology and initial results", Nuclear Instruments and Methods in Physics Research Section A (2020).
- [11]: K. Moustakas, "Design and development of depleted monolithic active pixel sensors with small collection electrode for high- radiation applications", Rheinische Friedrich-Wilhelms-Universität Bonn (2021).
- [12]: A. Michailidis, T. Noulis and K. Siozios, "CMOS Noise Analysis and Simulation From Low Frequency and Baseband to RF and Millimeter Wave," in IEEE Access (2023).
- [13]: C. Leyris et. al., "Impact of Random Telegraph Signal in CMOS Image Sensors for Low-Light Levels," 32nd European Solid-State Circuits Conference, Montreaux, Switzerland (2006).



# Any Questions?



Hochschulpartnerschaften mit Griechenland 2023-2025