© Photo: Volker Lannert/Uni Bonn

The Future Beauty

LHCb Upgrade II with the Mighty-Tracker

Klaas Padeken



General Introduction

C(x, Y

2'+ B! = X

923+1

acl

24+x+043

LHCb Upgrade II

The Upgrade II Detector (2034)

Without a major upgrade to all detectors LHCb will not be able to run at these high luminosities.





Velo

- 4D tracks with <20 ps
- 1.2 × 10¹² tracks/cm² at r=1cm
- UT
- HVCMOS
- 9.0 Gbps

Magnet Stations

• new

MT/SciFi

• next slides

RICH

- 50ps timing
- SiPM (higher resolution) TORCH
- new (20ps timing layer) ECAL, HCAL
- SpaCal+Shashlik
- time + space resolution
 MUON Stations
- higher granularity
- maybe shielding



Timeline Now 2021 2022 2023 2024 2025 2026 2027 2028 2029 JFMAMJJASONDJFMAMJJASONDJFMAMJJASONDJFMAMJJASONDJFMAMJJASONDJFMAMJJJASONDJFMAMJJJASONDJFMAMJ Long Shutdown 3 (LS3) Run 3 LHCb Upgrade







Shutdown/Technical stop Protons physics Commissioning with beam Hardware commissioning

Last update: November 24



m_d & Δm

Goal of the Upgrade

- More statistics
- Higher Precision
- \rightarrow Better Physics Results





m_d & Δm_s

0.6

sin 2_β

0.6

sin 2_β



Event 1896231802 Run 177188 Wed, 15 Jun 2016 21:35:20



The Upgrade II Conditions (2034)







The Upgrade II Conditions (2034)







Streaming Readout

LHCb uses no Hardware Trigger

All data is processed and reconstructed

LHCb is the experiment with the worlds highest bandwidth output!

LHCb now is at the level of the coming ATLAS and CMS upgrades ~O(TB/s)

We will have to 10TB/s in LS3 (new RICH and ECAL

For Upgrade II in LS4 we expect a Bandwidth requirement of 25TB/s



Upgrade II Velo





Velo Upgrade



Keep 10µm impact parameter resolution:

- 28 nm Hybrid ASIC
- 50 ps time timestamps per hit
- 50µm pixel pitch 3D sensor
- 170Gbit/s output for the hottest ASIC (direct to VTRx+)
- NIEL: 10¹⁶ 1MeV n_{eq}/cm²
- TID: 400 MRad



- Reduced RF shield (75µm w.r.t. 250µm Al)
- CO_2 cooling with μ -channels or 3D printed Ti





200

400

600

800

z (mm)

-200

0

Upgrade II RICH





RICH Upgrade



Main upgrade: Readout and Sensors



100 ps photon resolution (FastRICH electronics)

PMT \rightarrow SiPM or MCP-PMT (higher granularity)

Planned Rich2 readout

LHCB-TDR-026

Upgrade II ECAL





PicoCal

 $\sigma(E)/E = 10\%/\sqrt{E} \oplus 1\%$

- O(10ps) timing
- Higher Granularity
- Spaghetti Calorimeter (SpaCal)
 - Absorber (inside to outside):
 - Tungsten
 - Gadolinium Aluminum Gallium Garnet

Y [cm]

200

100

-100

-200

-300

-300

-200

-100

• Lead





Cell size

4 × 4 cm²

12 × 12 cm²

6 × 6 cm²

100

200

300

X [cm]











- reconstruction of hadron decays
 - many final state particles
 - high pointing precision
- the highest efficiency possible
 - → many layers
- long lever arm
 - ➔ limited by the cavern
- high resolution
- low material budget



Upstream Pixel



- 4 Layers
- Monolithic Sensors
- 9 m² active area
- 74 (34) MHz/cm² at 4cm (6cm) from beampipe
- NIEL: $3 \, 10^{15} \, 1 MeV \, n_{eq}/cm^2$
- TID: 240 MRad

Planned to use the same sensor as Mighty-Pixel and probably similar module design







Upgrade II Mighty-Tracker



Mighty-Tracker (thank you chatGBT)

Ninta



The Mighty Tracker

- Mighty SciFi tracker for the outside 12 layers in 3 stations (320m²)
- Mighty Pixel for the high occupancy regions in 6 layers (12.6m²)







Problems:

• High occupancy



- High radiation environment
- Tracking efficiency

Solution:

- Cyogenic cooled SciFi
- HV-CMOS MAPS in the central part
- 6 Layers in 3 Stations
- 13 m² area
- HV bias 100-200V
- High granularity (50 x 165 μ m²)
- Low power < 150mW/cm²
- High timing resolution < 3ns
- Radiation Hard > $3 \cdot 10^{14} n_{eq}/cm^2$
- Low material budget <2% of total radiation length
- Cheap

Upgrade 2 Fiber

SciFi2 the return of the Light



SciFi Working Principle (Current SciFi)

Module: Long fibers Minimal support material









- Very successful application to instrument a large area
- Low material budget $(X/X_0 \le 1\%)$ per detector layer)
- XUVX layout (±5° for U and V)
- Main complexity to produce homogeneous fiber mats
- 70 µm resolution





SiPM Challenges



Unirradiated SiPM: Dark Count Rate (DCR) ~ 0.04MHz Expect $6 \cdot 10^{11} n_{eq}/cm^2$ $\rightarrow DCR \sim 550 MHz at 20^{\circ}C$

You expect ~ $\frac{1}{2}$ DCR per 7K \rightarrow Cryogenic temperatures

Cryogenic SciFi

- Goal is a "noise free" detector
- Challenges: cryogenic cooling for a larger tracking detector
- Fiber bending at the end
- Thermal insulation of the coldbox
- Use 2-phase N₂
- About 2-2.8kW cooling power needed
- First test show great promise



Concept EPFL





Why do we need the Mighty-Tracker



The number of hits/fiber/event is too high to allow efficient tracking

Need to have a higher granularity in the central region.



Mighty Pixel

Large Scale CMOS Pixel Detector



HV-CMOS

- One of the main drivers of the project is the size of the silicon area
- MAPS chips are limited to ~2x2 cm² (foundry)
- The most critical points are:
 - In Time Efficiency
 - **Power** Consumption
 - Radiation Tolerance

Design Specifications:	
In-time efficiency	> 99% within 25 ns window
Timing resolution	~ 3 ns
Power consumption	< 150 mW/cm ²
Pixel size	< 100 µm x 300 µm
Radiation tolerance	3 x 10 ¹⁴ 1 MeV n _{eq} /cm ²
Data transmission	4 links of 1.28 Gb/s each
Compatibility with the LHCb readout system	

LHCb-INT-2019-007, 2019



Mechanical Design



A Short History of the Mighty





Fully integrate silicon into the fiber planes

Separate silicon and fibers Ohh and we have to be cold 13m² Scoping document This is what we can afford



Support structures are designed and clear budget



> Cooling solutions and auxiliary electronics are realistic





Mechanical Layout

35/8 2 757.20

One Layer 2.4m²

6 Layers in total

- Module width given by the beamhole (26cm)
- Shape follows the highest acceptable occupancy in the fiber region
- Readout is moved out as far as possible from the hottest region



32

Modules

Front View



- Front and Back have 4 and 3 rows
- Active area ASIC is assumed to be \sim 18.6mm \rightarrow fully covered area in x
- Gap in y ~200µm per sensor (active area)
- T shaped cutout
- Various readout board positions thinkable







Front View

Back View



Cooling

- Baseline two phase CO₂
- The natural detector layout favours a colder beamhole area
- For -10°C at chip \rightarrow -25°C coolant
- Sensor power dictates the number of cooling lines





Electrical Design
DAQ Concept





Triggerless readout \rightarrow **All hits** have to be shipped **out** of the Detector! The readout **speed and number of links** will be be **adjusted** to the expected occupancy

Hottest chip: 1.7hits/25ns \rightarrow 17MHz/cm² ~**3Gb/s** per chip (+margin) \rightarrow we need more than one link



37

Link Optimization

- To build the modules one wants to reduce the number of module flavours
- This is especially important, if we use the same flex/connector everywhere





Data Services Hybrid



How to Connect?

- Wirebond
 - One time connection
 - Low material budget
 - Sensitive
- SpTab
 - One time connection
 - Needs Al-Flex
 - low material budget
- Connector
 - Connections possible multiple times
 - Unsecure connections
 - High material budget





ALICE TDR 17

UNIVERSITÄT BONN

HVCMOS Sensor Design



MightyPix1 Design Specification

- Chip size: 5 x 20 mm²
- Pixel matrix: 29 x 320
- Pixel:
 - 50 x 165 µm²
 - CMOS amplifier and CMOS comparator (~3ns Resolution)
 - Data format: 2 x 32bit per Hit
 - Digital Interfaces: Timing and Fast Control (TFC)
 - Slow Control (I2C)
 - Shift-Register Interface (SR)
 - Clock Generation:
 - External: 640 MHz and 40 MHz from IpGBT
 - Internal: CML and CMOS PLL with 40 MHz reference clock (planned to be used in LHCb)
- Bias Voltages:
 - Integrated 10bit voltage DACs
 - Supplied externally
 - HV > 120V possible
- Data output 1 x 1.28Gbit/640Mbit/320Mbit
- NIEL 3 x 10¹⁴ n_{eq}/cm²

Layout for MightyPix1 (1/4 of full size)

41



Hit Rate Simulation



Expect a Hit rate up to **17 MHz/cm**² MightyPix 1 should work up to **20 MHz/cm**² MightyPix 2 will work up to **32 Mhz/cm**² Probably further reduction possible with less data





Hit Rate Simulation



Expect a Hit rate up to 17 MHz/cm² MightyPix 1 should work up to **20 MHz/cm²** MightyPix 2 will work up to 32 Mhz/cm² Probably further reduction possible with less data 300 We will have a sharp drop at the maximum hit rate 200 Row 32MHz Scherl (KIT/Liverpool 100

10⁴ Count

10⁰

0

20

40

Readout time (us)

A JUL Hand Mark JUL

60

80

ഗ

Current Status of the Sensor



MightyPix 1

There is a problem with the configuration of the MP1

 \rightarrow could be roughly fixed by FIB surgery

The time binning is rough

4.74 ns measured \rightarrow ~ 2.9 ns intrinsic uncertainty

Power consumption 234 mW/cm² (scaled to full chip)

Due to chip repair we can not use this chip in the testbeam

 \rightarrow Same analog pixel design in TelePix 2 (½ the pixel size)



Many Thanks to our colleagues from DESY, KIT and Heidelberg we are validating this with the TelePix 2 *these sildes will not be uploaded since DESY is preparing a publication soon



46

TelePix



- Sensor designed for DESY testbeam as telescope sensor
- Same analog Pixel (with half the size) as the MightyPix1
- Workhorse to get our DAQ infrastructure up and running (very successfully) thanks to the basil framework and support from SiLab



We could get started with the basics:



Time Resolution Measurement

Idea & Goal:

 To be in-time efficient (Hit within 25ns window) a time resolution ΔT < 3 ns is necessary
What is needed.

What is needed:

• TS from chip \rightarrow Part of data word

$$\Rightarrow \Delta T = T_{chip} - T_{TI}$$

- TS from reference layer \rightarrow Scintillator with 2 SiPMs Procedure:
- HV: -120 V chip biasing
- Perform scan of "x" min with Sr-90
- Corrections: Row & column delay, time walk corrections









Time Resolution - Results



• Compatible with testbeam \rightarrow ~3 ns w/o binning correction





Moving Forward

TSI was bought and closed the 180nm HVCMOS production end of 2023

- \rightarrow thanks to the "standard" process we can go back to AMS
- Will investigate LFoundry submission in parallel
- Main changes for MightyPix 2:
- Correct errors from MightyPix 1
- Faster FSM (prob. 32Bit output)
- Faster "slow" control to program the chips
- Evaluate the AMS and LFoundry processes







Keep the Goal in Mind!



Tracking Hell



From 2019 Blake Leveringdon



Summary

A lot of work already done

- · Module Design in last iterations
- Electrical DAQ layout being finalized
- Sensor is fast enough
- Scoping document published

Plans

- · Next step TDR
- Testbeam with TelePix 2
- Submission of MightyPix 2
- Avoid Purgatory
 - Have a LHCb after LS4





Plans for Bonn

- Wafer testing
 - FPGA setup
 - ASIC knowledge
 - Wafer prober
- Chip to Flex (Sensor Modules)
 - Mounting of 5 sensors on flex
 - Evaluating pick and place vs gig
 - Needed are ~5 Sensor Modules/day \rightarrow 3 year production
 - Wirebonding or SpTab
 - QA



10 -10"

The same

100 100

100.

Backup





LHCb note 2008-055 LPHE note 2008-13

Survey of the Cables of the Inner Tracker

V Fave EPFL

October 16, 2008

Abstract

The position of the cables of the Inner Tracker in July 2008 is surveyed. The different steps from photo taking to XML implementation are presented. For the original IT detector it took many Students and a lot of work to correctly estimate the material budget of all the services





Power

Serial Powering



Integrated MT module

LV-Power

- At the moment one cooling line is planned to cool 3.5-4 sensors
- This already creates a $\Delta T \sim 10^{\circ}$ C depending on the cooling pipe distance + $\Delta T \sim 10^{\circ}$ C CF to sensor \rightarrow Coolant to sensor $\Delta T \sim 20^{\circ}$ C
- Minimal Temperature that can be achieved with CO₂ is -30°C (we want -20°C), which translates to ~-10°C on the coldest sensor \rightarrow 0°C on the warmest senor
- Probably we want more cooling at the "bottom" of the module







Serial Powering

- Integrated into the ASIC
 - Backup: maybe external chip possible (factorize problem)
- ASIC group of 5 would make a good power group 1.67A (up to 3.4A depending on sensor power)
- Use GaN FET (up to 700V avilable, maybe 2x 350V) to secure against HV failure
- Have to optimize cooling within one module





Module Prototypes

Carbon fibre - Cocuring in Liverpool (~150um)

Carbon foam available for small samples • 2 mm thick



Polyimide tubes **Lewvac, 2.822mm OD, 76μm wall thickness** Microlumens can provide longer lengths (55" 2.54mm OD)

We will use Titanium tubes if we have to reach a low temperature

Klaas Padeken







Slide from O. Augusto (Manchester)



Material Budget Baseline

	Thickness um	Layers	Х0	X/X0	Filling factor	With Scifi	Density g/cm3	Mass /cm2
Silicon	200	1	9.37	0.213	1			
Cooling tube	50	2	28.6	0.004	0.12		1.43	0.002
Carbon form	4200	1	185.65	0.226	1		0.23	0.097
Carbon fibre	300	2	23.70	0.253	1		2.2	0.132
Flex tape	340	1		0.356	1		1.71	0.058
Glue	120	1	35.49	0.034	1		1.17	0.014
Armacell	12300	2	801.27	0.307	1	19.266	0.08	0.197
РСВ	1570	1	17.0	0.185	0.2	6.422	2.44	0.077
SUM	31730			1.578			0.182	0.577

Current estimation per layer Largest Contributions: insulation and flex pcb

Under investigation \rightarrow warmer operation \rightarrow aluminum flex pcb



Testbeam results





Significant decrease in efficiency at $3^{-10^{14}}$ MeV n_{eq}/cm²

LH External clock (high frequency) recovers a bit the efficiency, but only with cooling some operation possible Klaas Padeken



In-time efficiency=hit within 25ns



As expected the time resolution is not good enough (~5ns at best) High impact of the radiation for 3.10^{14} MeV n_{eq}/cm^2



Klaas Padeken



Hit rate



Max hit rate 17MHz/cm²

The simulation of the MightyPix FSM readout efficiency. Limited at the moment by statistics.

HISKP

 \rightarrow But even in simulation not 100% efficient, but close to it.

Klaas Padeken



Single pixel Efficiency 1.0000 in-pixel y/um 20 120Thr/DAC 0.9995 0.9990 -20-2020 -40 0 40 60 -60 in-pixel x/um 1.00in-pixel y/um 20 0.98 140Thr/DAC 0.96 -200.94 20 60 -40-2040 -60 0 in-pixel x/um in-pixel y/um 20 0.8 160Thr/DAC 0.7 0.6 -20 laas Padeken -2020 60 -400 40 -60in-pixel x/um

Overlay of all pixels

- As expected first loosing the corners
- We know that a higher bias would compensate this (partially)
- Corners and short side loose the most charge due to charge shearing with neighboring pixels



Entries

Mean v

Std Dev

Std Dev y

 χ^2 / nd

Mean

Time Resolution-Observations

Linear fit as guide (bin by bin correction is used)

143_col_prof_tdiff_trigger_139972718825792

50309

59.26

-22.13

33.54

5.52

541.4 / 118

 -21.35 ± 0.05

 -0.01353 ± 0.00071



- Row dependence:
 - Linear dependence due to different capacitances expected
 - Observed structure due to different metal layers (3 used & 1 switch)
- Column dependence:
 - No clear structure expected
 - FSM located ~ col 60 \rightarrow TS at edges are delayed
 - Asymmetry not understood
- ToT dependence:
 - Time walk effect expected & observed





col_prof_tdiff_trigger

143_row_prof_tdiff_trigger_139972718825792

50309

183.9

-22.13

113.4

5.52

870.1 / 398

 -23.68 ± 0.04

0.00777 ± 0.00019

-20

diff_trigg

Entries

Mean

Mean y

Std Dev

Std Dev



Analogue Part

In Pixel:

- Sensor diode
- CSA amplifier
- CMOS Comparator
- Threshold tune DAC
- RAM for tune bits





Source: Ivan

Perić



FSM and Serializer



00

Beyond Occupancy:



These plots are only looking at the SciFi part (Pixel not considered)

 \rightarrow Need to reduce the fiber length to have a acceptable efficiency and ghost rate



Preliminary studies show that the efficiency including the pixel are >98%

Klaas Padeken

UNIVERSITÄT



Testbeam with AtlasPix3.1

- AtlasPix3.1 is the closest full size chip of the HVCMOS family
- Amplifier and Comparator are different (no 3ns time resolution)
- Interest in the radiation hardness and stability of the time resolution





CMOS Amplifier/Comparator

New deep p-well enables the use of CMOS amplifier and comparator in the pixel cell





LHCb Upgade I → "Triggerless" readout





Klaas Padeken

F Alessio 2013 JINST 8 C12019





- We have to move the current pillars
 - New Bridge (see Augusto's talk later)
- MT stays in the current envelope
 - Moving first layer under study at the moment
- No additional space close to the C-Frame







- Pixel Layers grouped to safe insulation material (L0 and L5 stand alone)
- Pixel and Fiber separately movable


Box



We have a pretty good idea how to do

- Mounting
- Access
- Insulation
- Service Distribution
- Minimal adjustments for vertical modules
- See Trevor's Talk in Liverpool



MANCHESTER 1824

- One module everywhere
- Will have symmetric services by alternating layer orientation
- No gap in x

LHCh

Only one central gap in the center at y=0 (2mm)
"Baseline" for MP UP

ehalf of Histern

 "Baseline" for MP UP module discussions





- 5 sensors would make one Sensor Flex (and configuration/clock group)
- Various data connections have to be possible (see Mike's last presentation)
- UP input maybe data concentrator chip for outer regions useful (less risk than integration into ASIC)
- Sensor connection and protection (Potting, thermal expention)
- Build with Au flex in mind we can use Cu as fallback
- 2 main options for HDI (lpGBT) position 50cm or 2.5m (probably a bit less due to space)



Specifications

Migthy-Pixel	
Pixel size (bending plane)	≦ 100 μm
Pixel size (non bending plane)	≦ 200 μm
Max. Particle Rate	17 MHz/cm ²
Max. Hit Rate	34×10 ⁶ s ⁻¹ cm ⁻²
Max. length of data word	32
Overall efficiency	> 96%
In-time efficiency	> 99% within 25 ns
Noise rate (End of life)	≤ 400 kHz/cm ²
Transmission rate	4 links of 1.28 Gbit/s each
NIEL	3 × 10 ¹⁴ neq/cm ²
TID	40 MRad
Power Consumption	≤ 150 mW/cm ²
MP Specification	< 200 μm

UP	
Pixel size in x	≦ 100 μm
Pixel size in y	≦ 100 μm
Max. Particle Rate	74 (34) MHz/cm ²
Max. Hit Rate	150 × 10 ⁶ s ⁻¹ cm ⁻²
Max. length of data word	32
Overall efficiency	> 96%
In-time efficiency	> 99% within 25 ns
Noise rate (End of life)	≤ 400 kHz/cm²
Transmission rate	???
NIEL	3 × 10 ¹⁵ neq/cm ²
TID	240 MRad
Power Consumption	≤ 300 mW/cm ²
UP Specification	15







