

All-Silicon Meeting



Darshil Vagadiya

05.03.2026

Ansys (HFSS) Simulations of Differential Line

Ansys
2025 R2

- Both microstrip excited with 0.5 volts in each and in phase difference of 180deg.



Microstrip Width: 40 μ m
Microstrip length: 60mm
Microstrip Height : 3 μ m
Separation: 40 μ m


Substrate Height: 24 μ m
Differential mode Impedance: 100.07 Ω
Common mode Impedance: 55.4 Ω
Dielectric Constant: 3.5



Results of Ansys Simulations of the SDL

Study of the transmission magnitude as a function of the substrate height

Transmission rate vs Substrate height plot of 60mm Differential Line




- Frequency range is set to 1GHz to 3GHz.
- Height of substrate varies from 30um to 50um.
- Microstrip length: 60mm
- Microstrip Height : 3μm
- Microstrip width: 40μm
- Each setup is terminated by a corresponding matching resistor.

Results of Ansys simulations of the SDL

Study of the transmission rate as a function of the microstrip length

Transmission magnitude vs Length plot of SDL




- The length of the microstrip varies from 10mm to 140mm.
- Microstrip width and separation: 20 μ m
- Microstrip height : 3 μ m
- Substrate height: 24 μ m
- Transmission degradation comes from:

$$\alpha = \alpha_c + \alpha_d + \alpha_r$$

Results of Ansys simulations of the SDL


Study of the reflection magnitude as a function of the microstrip length



Results of Ansys Simulations of the embedded differential Line

Study of the transmission magnitude as a function of the length of the microstrip


Transmission magnitude vs Length plot of the embedded differential line




- Frequency range is set to 2.5GHz to 7.5GHz.
- Length of microstrip varies from 10um to 140um.
- Microstrip width: 20mm
- Microstrip height: 3 μ m
- Substrate height: 23 μ m

Results of Ansys simulations of the EDL

Study of the reflection magnitude as a function of the microstrip length




Comparison of the transmission magnitude of EDL and SDL



- Transmission magnitude $|S_{12}|$ of EDL drops faster at larger length.
- EDL can not be used in a chip with long differential lines.

Wire bonding



- The wire bond test pcb is now ready for wire bonding with the protection carrier and lead.

Next steps :

- After DPG:
- Simulation of the asymmetric embedded differential line
- Simulations with other materials as well.
- Wire-bonding and TDR.
- Simulations of vias.

Thank you