



# TA1 – Intelligent Hardware Lab: Status and Outlook

uni-siegen.de

Qader Dorosti · Cluster Assembly



+ FPGA & electronics expertise at all CmF sites

# Personnel and Recruitment

- Research Fellows:
  - Tetsuichi Kishishita (Analog ASIC Design), University of Bonn (SiLAB)
- Recruitment in preparation (E-14)
  - AI on FPGA
  - ASIC Verification
  - Analog & Mixed-Signal ASIC Design
- Current status
  - Advertisements prepared
  - Requirement adapted to broaden the applicant pool
  - Administrative process ongoing

# IHL Kickoff Meeting

- Current status
  - 21 registered participants
  - Mostly in-person attendance
- External Speakers
  - Michael Gude (Cologne Chip)
  - Dirk Koch (eFPGA / FABulous)
  - Johan Messchendorp (EuCAIF)
- Objectives
  - Build the IHL community
  - Identify first collaborative activities
  - Define the next steps



| IHL Kickoff Meeting                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                  |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <ul style="list-style-type: none"> <li>Friday Jul 17, 2026, 10:00 AM → 5:30 PM Europe/Berlin</li> <li>Room US-C-109 (Universität Siegen - Urbes Schloss Campus)</li> <li>Michael Karagounis (m.karagounis@uni-bonn.de), Qader Dorosti</li> </ul> |                                                                                                                                                                                                                                                                                                                                  |
| <b>Description</b>                                                                                                                                                                                                                               | The Intelligent Hardware Lab (IHL) Kickoff Meeting marks the launch of the IHL within the Cluster of Excellence Cmf. The meeting brings together researchers and collaborators to present current activities, identify common research interests, and define the first collaborative projects and technology roadmap of the IHL. |
| <b>Contact</b>                                                                                                                                                                                                                                   | <ul style="list-style-type: none"> <li>qader.dorosti@uni-siegen.de</li> <li>Michael.karagounis@fh-dortmund.de</li> </ul>                                                                                                                                                                                                         |
| <b>Registration</b>                                                                                                                                                                                                                              | <ul style="list-style-type: none"> <li>In-Person Attendance Registration <a href="#">Check details</a></li> <li>Remote Attendance Registration <a href="#">Register</a></li> </ul>                                                                                                                                               |
| <b>Participants</b>                                                                                                                                                                                                                              | 22 <a href="#">View full list</a>                                                                                                                                                                                                                                                                                                |
| <b>10:00 AM → 10:30 AM Registration &amp; Welcome Coffee</b>                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                  |
| <b>10:30 AM → 11:10 AM Welcome &amp; Vision</b>                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                  |
| Chairman: Qader Dorosti                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                  |
| 10:30 AM                                                                                                                                                                                                                                         | <b>Welcome &amp; Introduction</b> * 10m <a href="#">Details</a>                                                                                                                                                                                                                                                                  |
| 10:40 AM                                                                                                                                                                                                                                         | <b>The Intelligent Hardware Lab within the Cluster of Excellence Cmf</b> * 15m <a href="#">Details</a>                                                                                                                                                                                                                           |
| 10:55 AM                                                                                                                                                                                                                                         | <b>Discussion: Vision and Objectives</b> * 15m <a href="#">Details</a>                                                                                                                                                                                                                                                           |
| Speaker: Qader Dorosti                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                  |
| <b>11:10 AM → 12:25 PM Current Expertise &amp; Capabilities</b>                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                  |
| 11:10 AM                                                                                                                                                                                                                                         | <b>Digital ASIC Design within the Cmf Cluster</b> * 10m <a href="#">Details</a>                                                                                                                                                                                                                                                  |
| 11:20 AM                                                                                                                                                                                                                                         | <b>Analog &amp; Mixed-Signal ASIC Design</b> * 10m <a href="#">Details</a>                                                                                                                                                                                                                                                       |
| 11:30 AM                                                                                                                                                                                                                                         | <b>FPGA Systems &amp; Digital Electronics</b> * 10m <a href="#">Details</a>                                                                                                                                                                                                                                                      |
| Speaker: Michael Karagounis (m.karagounis@fh-dortmund.de)                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                  |
| 11:40 AM                                                                                                                                                                                                                                         | <b>AI-based Real-Time Waveform Triggering</b> * 10m <a href="#">Details</a>                                                                                                                                                                                                                                                      |
| Speaker: Qader Dorosti                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                  |
| 11:50 AM                                                                                                                                                                                                                                         | <b>Digital Design Infrastructure &amp; Continuous Integration</b> * 10m <a href="#">Details</a>                                                                                                                                                                                                                                  |
| Speaker: Ija Bekmeier (ija.bekmeier@fh-dortmund.de, Forschungszentrum Jülich GmbH)                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                  |
| 12:00 PM                                                                                                                                                                                                                                         | <b>AI Hardware Validation &amp; Test Infrastructure</b> * 10m <a href="#">Details</a>                                                                                                                                                                                                                                            |
| 12:10 PM                                                                                                                                                                                                                                         | <b>Discussion: Existing Expertise and Future Opportunities</b> * 10m <a href="#">Details</a>                                                                                                                                                                                                                                     |
| <b>12:25 PM → 1:25 PM Lunch</b>                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                  |
| <b>1:25 PM → 3:35 PM Scientific Drivers &amp; Strategic Partnerships</b>                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                  |
| 1:25 PM                                                                                                                                                                                                                                          | <b>INSIGHT: Detector Electronics Challenges and Opportunities for the IHL</b> * 15m <a href="#">Details</a>                                                                                                                                                                                                                      |
| Speakers: Benedikt Otto, Martin Bickel (Technische Universität für Strahlen- und Kernphysik)                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                  |
| 1:40 PM                                                                                                                                                                                                                                          | <b>Cologne Chip: Industrial Partnership and Future Collaboration</b> * 15m <a href="#">Details</a>                                                                                                                                                                                                                               |
| Speaker: Dr. Michael Gude (Cologne Chip AG)                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                  |
| 1:55 PM                                                                                                                                                                                                                                          | <b>eFPGA Technologies: Vision and Opportunities for the IHL</b> * 15m <a href="#">Details</a>                                                                                                                                                                                                                                    |
| Speaker: Prof. Dirk Koch (University of Cologne)                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                  |
| 2:10 PM                                                                                                                                                                                                                                          | <b>EuCAIF: AI for Intelligent Hardware and Scientific Computing</b> * 15m <a href="#">Details</a>                                                                                                                                                                                                                                |
| Speaker: Prof. Johan Messchendorp                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                  |
| 2:25 PM                                                                                                                                                                                                                                          | <b>Edge Computing Architectures and Prospects</b> * 15m <a href="#">Details</a>                                                                                                                                                                                                                                                  |
| Speaker: Dr. André Zamboni (Forschungszentrum Jülich)                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                  |
| 2:40 PM                                                                                                                                                                                                                                          | <b>Fast Readout &amp; Precision Timing Electronics</b> * 15m <a href="#">Details</a>                                                                                                                                                                                                                                             |
| 2:55 PM                                                                                                                                                                                                                                          | <b>DEEP Project: Neural Networks on Hardware</b> * 10m <a href="#">Details</a>                                                                                                                                                                                                                                                   |
| Speaker: Patrick Schwabig                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                  |
| 3:05 PM                                                                                                                                                                                                                                          | <b>Discussion</b> * 30m <a href="#">Details</a>                                                                                                                                                                                                                                                                                  |
| <b>3:35 PM → 4:05 PM Coffee Break</b>                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                  |
| <b>4:05 PM → 5:30 PM Building the Intelligent Hardware Lab</b>                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                  |
| 4:05 PM                                                                                                                                                                                                                                          | <b>Developing the IHL Infrastructure &amp; Ecosystem</b> * 15m <a href="#">Details</a>                                                                                                                                                                                                                                           |
| 4:20 PM                                                                                                                                                                                                                                          | <b>Technology Vision &amp; Roadmap (ASIC, FPGA, eFPGA &amp; AI Hardware)</b> * 20m <a href="#">Details</a>                                                                                                                                                                                                                       |
| 4:40 PM                                                                                                                                                                                                                                          | <b>Round Table: Defining the First IHL Activities</b> * 35m <a href="#">Details</a>                                                                                                                                                                                                                                              |
| 5:15 PM                                                                                                                                                                                                                                          | <b>Summary, Action Items &amp; Next Steps</b> * 10m <a href="#">Details</a>                                                                                                                                                                                                                                                      |
| 5:25 PM                                                                                                                                                                                                                                          | <b>Closing Remarks</b> * 5m <a href="#">Details</a>                                                                                                                                                                                                                                                                              |

Registration still open  
<https://indico.hiskp.uni-bonn.de/event/1681>

# Community and Visibility

## IHL website

[color-meets-flavor.de/research/intelligent-hardware-lab-ihl](https://color-meets-flavor.de/research/intelligent-hardware-lab-ihl)

- IHL overview
- Partners and structure
- Visible entry point

## IHL mailing list

[listen.uni-bonn.de/wws/info/cmf-ihl](https://listen.uni-bonn.de/wws/info/cmf-ihl)

- Announcements
- Training dates
- Project coordination

Next step: make IHL more visible, reachable, and useful for the first CmF hardware projects.

