Choose timezone
Your profile timezone:
IHL Coordination Meeting
→
Europe/Berlin
Description
🔗 Join Webex Meeting:
https://uni-siegen.webex.com/uni-siegen-en/j.php?MTID=mc288f7d627a31ceba8f49dcd912fe189
Minutes of Meeting – Intelligent Hardware Lab (IHL)
Topic: Finalisation of IHL Fellow Job Advertisement
Date: 27.03.2026
Participants: MK, QD; later for website: AZ (André Zambanini)
1. Decisions Required
Deadline & Start Date
- Start: as soon as possible
Application Handling
- Discussed single vs. multiple contact emails.
- Option: centralised application submission to Q. Dorosti
Hosting Model
- Multi-site structure confirmed
- Administrative lead to be clarified
Finalisation
- Agree on final wording
- Define responsibility for publication and distribution
2. Position Framework
Level
- Junior/Senior distinction to be aligned with broader cluster input
Contract Conditions
- Salary scale: clarification required (TV-L E13 vs. A13)
- Duration:
- Option A: embedded in cluster period (vague)
- Option B: explicit 3-year contract within cluster framework
- Input required from: Jochen, Klaus, Ingrid
Role Definition
- Leadership and level of scientific independence to be clarified
3. Scientific Scope & Profile
Core Focus
- FPGA-based systems and AI/ML (agreed baseline)
Scope Extension
- Inclusion of ASIC/microelectronics to be decided
- Avoid overly narrow scope (pure FPGA–AI focus)
Candidate Profile
- Current requirement: FPGA + AI/ML
4. IHL Positioning
- IHL to be presented as a platform (FPGA + ASIC + AI), not a single project
- Inclusion of industry collaboration to be evaluated
5. IHL Website
Website Structure
- Integration within CmF website vs. separate IHL presence
- Inclusion of participating labs (images / links)
Actions
- André to coordinate with a graphic designer (visual material)
- Institutional roles to be added (initial version)
- Alignment with original proposal text (consult Klaus, Ingrid)
There are minutes attached to this event.
Show them.